NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_10

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_10

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_10 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPUART1_TXD of instance: LPUART1

1 (ALT1): Select mux mode: ALT1 mux port: LPI2C1_HREQ of instance: LPI2C1

2 (ALT2): Select mux mode: ALT2 mux port: EWM_OUT_B of instance: EWM

3 (ALT3): Select mux mode: ALT3 mux port: LPI2C2_SCL of instance: LPI2C2

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_IO02 of instance: FLEXIO1

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO10 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: SPDIF_IN of instance: SPDIF

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_10

Links

() ()